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ABSTRACT: This article provides experimental evidence of
one-dimensional behavior of silicon (Si) nanowires (NWs) at
low-temperature through both transfer (Id−VG) and capaci-
tance−voltage characteristics. For the first time, operation of Si
NWs in the quantum capacitance limit (QCL) is exper-
imentally demonstrated and quantitatively analyzed. This is of
relevance since working in the QCL may allow, e.g., tunneling
field-effect transistors (TFETs) to achieve higher on-state
currents (Ion) and larger on-/off-state current ratios (Ion/Ioff),
thus addressing one of the most severe limitations of TFETs.
Comparison of the experimental data with simulations finds excellent agreement using a simple capacitor model.
KEYWORDS: Sub-bands, one-dimensional, silicon, nanowire, capacitance, TFET
In the quest to find an energy-efficient switching device, thetunneling field-effect transistor (TFET) is one of the most
promising routes. TFETs have the potential to operate at low
voltages1−4 due to an inverse subthreshold slope (S) which is
smaller than 60 mV/dec at room temperature as found in
traditional complementary metal-oxide semiconductor
(CMOS) FETs.5,6
To compete with CMOS technology, TFETs not only need
to exhibit a small S but also should allow for a high on-state
current (Ion) and a low off-state current (Ioff) so that Ion/Ioff is
high.7 To achieve this, the parameters that determine the
behavior of TFETs must be optimized. Many of these
parameters can be studied within the Wentzel−Kramers−
Brillouin (WKB) approximation, where the tunneling trans-















































Although WKB is numerically accurate only for semi-
conductors with direct bandgap,10 it can be shown that for
semiconductors with indirect bandgap WKB predicts similar
trends to those found with more rigorous calculations.3,8,10 The
optimization of parameters, such as the bandgap (Eg), the
tunneling distance (λch), and the effective mass (m*), in (eq 1)
has been extensively discussed in literature.3,4,6,11−14 However,
there is one performance parameter which is often overlooked:
the quantum capacitance limit (QCL).4,15,16 While the impact
of the QCL on various figures of merit, such as the gate delay
and power-delay product, has been studied theoretically,3,4,6,15
little experimental work has focused on this topic. To the best
of our knowledge, only two experimental studies in carbon
nanotubes (CNTs) demonstrated operation in the QCL for
one-dimensional (1D) structures.17,18 However, its impact on
the performance of TFETs was not discussed. Due to the
nature of the working principle in TFETs,3,4,7 such devices have
significantly lower Ion compared to classical devices which
operate in the charge control limit (CCL).6
To appreciate the impact of the QCL on Ion of TFETs,
consider the ratio Cox/Cox + Cq in (eq 1), which hereinafter will
be referred to as the “quantum capacitance factor (QCF)”. We
define QCF  ∂ϕch/∂VG = Cox/Cox + Cq, where Cox is the
oxide capacitance and Cq is the quantum capacitance.
4,15−19 In
the QCL (when Cq ≪ Cox) the QCF reaches its maximum
(QCF = 1) even in the on-state of the FET.4,15 According to
(eq 1) when QCF becomes maximum, so does TD. In practice,
this may translate into a higher Ion and higher Ion/Ioff ratio,
which are both figures of merit of paramount importance in
high-performance TFETs.7 In addition, it has been shown that
in the QCL, drain-induced barrier thinning (DIBT) is
significantly suppressed, which avoids undesirable effects, such
as nonlinearity in the output characteristics and shifting of the
threshold voltage.4 Therefore, operation in the QCL is a critical
feature to consider in the design and study of TFETs.
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In terms of channel structure, 1D nanowires (NWs) are
highly relevant since they are more likely to reach the
QCL.3,4,6,15 In terms of material choice, silicon (Si) is an
attractive option because its relatively large Eg allows to achieve
a low Ioff (hence improving Ion/Ioff). Additionally, Si-based
devices are compatible with state-of-the-art CMOS processes
and are suitable for top-down approaches and sophisticated
integration schemes.
This work presents experimental evidence of Si NWs
exhibiting 1D behavior. This is the first time the impact of a
1D DOS is observed through CV measurements in a NW and
also constitutes the first experimental demonstration of
operation in the QCL in this type of system. In addition,
results from simulations including the effect of relevant
capacitances are shown. An excellent agreement is found
between the theoretical calculations and the experimental data.
The devices investigated in this study are gate-all-around
(GAA) Si NW FETs. Figure 1a shows the schematic structure
of the device with a cross-sectional TEM image of the NW.
The length (L) of the Si NWs is 500 nm, and the silicon
dioxide (SiO2) thickness (tox) is 4 nm. Notice that the Si NW
has a triangular shape and the length of each side is
approximately 6 nm. The gate, source, and drain contacts are
heavily doped (∼1020 cm−3) structures (crystalline Si for source
and drain and poly-Si for the gate). The Si NW is intrinsic
(unintentional doping of ∼1015cm−3). The transport direction
along the wire axis is (110). A complete and detailed
description of the device fabrication process and device
dimensions is provided in ref 20.
The transfer characteristics (Id−VG) as well as the CV
measurements were both carried out at room- and low-
temperatures (T = 293 and 77 K, respectively), in vacuum and
isolated from electromagnetic radiation in a probe station.
Id−VG was obtained using a semiconductor parameter
analyzer. The CV curves were measured using an ultraprecision
capacitance bridge. Figure 1b shows a schematic representation
of the experimental setup to measure CV curves of the Si NW
FETs. The drain and source terminals are short circuited and
act as a single terminal. The ac signal is applied to the source/
drain terminal while the dc voltage is applied to VG. A grounded
metallic electrostatic screen was inserted between the drain/
source and the gate terminals in order to screen the fringing
electric fields between them. This technique was used in
previous experimental work to reduce parasitic (fringe)
capacitances.21
A clear correlation between Id−VG and CV measurements is
always expected since both techniques capture information
about how carriers are accommodated in the channel states as
VGvaries. Figure 2 displays the full Id−VG and CV character-
istics of a Si NW FET at room temperature to highlight this
current and capacitance relationship. The band diagrams
corresponding to each state of the device in Figure 2a are
shown on top of the graph. From Figure 2a we conclude that
for VG > 2.5 V band-to-band tunneling (BTBT) from the
valence band (VB) at the drain, into the conduction band (CB)
in the channel, and from there into the VB at the source creates
a current path.1 BTBT is possible because the NWs are very
thin, and this leads to a very small λch as defined in eq 1,
3,6
which makes TD high for large enough positive VG values.
For VG < −0.1 V (on-state) thermionic emission of holes
through the VB from source to drain occurs. For −0.1 V < VG <
Figure 1. (a) Cross-sectional TEM image of the Si NW. (b) Schematic
diagram of the experimental setup for CV measurements.
Figure 2. Experimental data obtained for a Si NW FET at T = 293 K.
(a) Id−VG characteristic and (b) a CV curve for the same device. The
inset displays the equivalent circuit with the relevant capacitances in
the device.
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2.5 the device is in the off-state. In the following we will be
focusing on the on-state (VG < −0.1 V) and explore the impact
of the VB 1D subbands on the device characteristics.
The measured Ctot in Figure 2b contains four components:
Cox, Cq, the interface traps capacitance (Cit), and the gate poly-
Si capacitance (Cpoly). The inset shows the equivalent circuit of
these capacitances (the parasitic capacitances in parallel with
the entire circuit are ignored for simplicity). Notice in Figure
2b that for VG < −1 V the capacitance decreases as VG becomes
more negative. This trend is due to the impact of Cpoly and is
well established in conventional MOSFETs. For VG > 2.5 V the
capacitance increases because a larger VG implies a higher TD,
and hence more electrons are populating the CB in the channel
due to BTBT. For 0 V < VG < 2.5 V the capacitance is mainly
dominated by Cit due to carriers filling trap states available in
the bandgap.
The next section highlights the most relevant findings of this
study: (i) the direct observation of subbands in Si NWs and (ii)
the evidence of Si NW FETs operating close to the QCL.
Figure 3 shows Id−VG and CV curves at room and low
temperatures for the same Si NW FET characterized in Figure
2. We claim that both the “hump” in the Id−VG as well as the
“lobe” in the CV of Figure 3a,b at 77K are unambiguous
evidence of mode quantization in our Si NWs.22 While this
work is the first to experimentally demonstrate both features in
Si NWs, other studies have reported similar Id−VG character-
istics for CNTs23 and InAs NWs,24 and in the case of CNTs the
experimental signature of 1D subbands has been reported
through CV measurements as well.17,18
The results presented in Figure 3 were found reproducibly in
four different devices when CV measurements were taken.
However, not all devices showing the 1D feature in the CV
exhibited the corresponding 1D signature in the Id−VG. This
finding makes us conclude that observing one-dimensional
aspects in transport measurements can be suppressed due to
various scattering effects, while the static CV measurement is
the more robust way to experimentally study the density of
states.
The implications of observing individual subbands in Si NWs
through CV measurements are highly noteworthy: being able to
observe the (convoluted) 1D DOS in the CV curve implies that
Cq is the dominant component of Ctot. Therefore, the device is
approaching the limit where Cq ≪ Cox, (i.e., is operating near
the QCL). As mentioned above, operating in the QCL leads to
higher Ion and larger Ion/Ioff thus allowing to overcome one of
the major limitations of TFETs. A convenient way to quantify
the extent to which the device is within the QCL is by
calculating the QCF (0 < QCF < 1). Results from our
simulations (see the following discussion) indicate that QCF ≈
0.25 in the on-state of the devices under investigation.
To understand the impact of individual capacitances on Ctot
in detail, we have simulated CV curves using input parameters
extracted from the characterization and geometry of the
devices. A significant effort has been devoted to compute the
capacitance of Si NWs using rigorous numerical simula-
tions.25−28 However, in this work a much simpler approach is
proposed. The inset of Figure 2b shows the equivalent circuit of
capacitors (Cpoly, Cox, Cq, and Cit) which has been used to
calculate the total gate capacitance.
Cpoly and Cox were modeled assuming a cylindrical capacitor
geometrya reasonable approach for the GAA structure
employed here.7,21 Within this framework, Cpoly = (2πεSiL)/
(ln((d/2 + tox + Wdep)/(d/2 + tox))) and Cox = (2πεoxL)/
(ln((d/2 + tox)/(d/2))), where d is the diameter of the Si NW
(d = 6 nm), L is the length of the device (L = 500 nm), tox is
the oxide thickness (tox = 4 nm), Wdep is the depletion width of
the poly-Si gate, and εox and εSi are the permittivity constants
for SiO2 and Si, respectively.
Eqs 2−5 show how the charge in the poly-Si gate (Qpoly), the
change in channel potential (Δϕch), the Cq, and the charge in
the Si NW (QSi) were calculated.
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In (eq 2) Npoly is the doping of the poly-Si gate. In (eq 5) ϕch
0
is the equilibrium channel potential, and “DOS(E)” is the 1D
DOS calculated from the energy dispersion which was obtained
using tight binding (TB). For the CB, the nearest-neighbor
sp3d5s* TB method without spin−orbit (SO) coupling was
employed. Well established and calibrated TB parameters for Si
have been used.29,30 For the VB, the nearest-neighbor sp5s* TB
Figure 3. Experimental results for a Si NW FET at T = 293 and 77 K
for the same device as shown in Figure 2. (a) Displays Id−VG
characteristics and (b) shows the corresponding CV curves. The
inset in (b) shows CV characteristics after shifting along the VG axis to
appreciate the difference between room- and low-temperature
behavior.
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method including SO coupling had been evaluated. The actual
triangular-shaped geometry of the Si NW was used to carry out
these TB calculations. The CV algorithm calculates Δϕch and
Wdep self-consistently, while charge balance between Qpoly and
QSi is maintained.
The effect of Cit
31,32 is not included in the simulations since
our focus is on the device on-state where the impact of interface
traps is small. Note that all quantities used in eqs 2−5 are
effectively known, and no fitting is required to explain the
experimental set of data.
However, in order to develop a sense of the sensitivity of the
calculated CV on input parameters, Figure 4a illustrates the
dependence on Npoly. The doping level of the poly-Si gate has a
distinct impact on the lobes and the slope of the CV for
negative gate voltages making it a good testing parameter for
the validity of our simulation approach. Furthermore, in Figure
4a a number of observations are noteworthy:
(i) In the CB, the 1D DOS feature (lobe) is not visible due
to the relatively small energetic spacing between the first
and third subband (∼30 meV) and also because Cq is
large enough such that Cq ≫ Cox (which makes Ctot ≈
Cox).
(ii) In the VB the lobe is visible due to a relatively large
energetic spacing between the first and second subband
(∼45 meV) and also because Cq is small enough such
that Cq≪ Cox (which makes Ctot ≈ Cq). The fact that the
1D DOS feature is seen in the VB but not in the CB is
consistent with our experiments. A total of 12 n-type Si
NW FETs were tested at T = 77 K, and none of them
showed 1D DOS features in the CB, neither in the Id−VG
nor in the CV curves.
(iii) The lobes in the VB get broader as Npoly is decreased.
This is because as Npoly decreases so does Cpoly.
According to (eq 3) a smaller Cpoly implies a smaller
Δϕch, which translates into broader features (VG
becomes less effective at moving the bands). In the
VB, as Npoly decreases so does the overall Ctot due to the
series arrangement of capacitors (see inset Figure 2b).
On the other hand, the lower Npoly, the easier the poly-Si
is depleted with increasing magnitude of VG, hence
(dCtot/dVG) increases (for VG < −1.5 V).
Before addressing the next subject, it is important to consider
device-to-device variations. The threshold voltage (Vth) is the
approximate value of VG at which the first subband in the VB is
populated. This information is captured by both the Id−VG and
also the CV characteristic. Therefore, similar devices will exhibit
similar CV curves, but those curves may be shifted along the VG
axis due to variations of the threshold voltage Vth. Moreover,
our setup includes parasitic capacitances in parallel with the
arrangement of capacitors shown in the inset of Figure 2b.
These capacitances add a constant yet from device-to-device
varying value to the measured total gate capacitance and thus
produce a shift along the capacitance axis.
Therefore, variations in Vth and parasitic capacitances
produce shifts along the VG axis and the capacitance axis,
respectively, when the total gate capacitance is measured, but
they do not stretch or deform the CV curve at all. To account
for this effect an offset was introduced to the simulations
presented in Figure 4b in order to compare the relevant 1D
features (i.e., the width and height of lobes). Figure 4b shows
the final comparison of experimental and simulated CV curves
at T = 77 K. The experimental curve is the averaged CV of four
different devices. Notice that Npoly corresponds to the value of
the actual device. It is obvious that there is an excellent
agreement between the simulated and experimental CV curves
in terms of the width and height of the lobes. Also notice that
(dCtot/dVG) is very similar in the region where Cpoly is
dominant (VG < −1.5 V). This shows that our analytical model
successfully quantifies the impact of the 1D DOS on Cq and the
effect of Cpoly.
The QCF can be readily obtained from the simulated Cq and
Cox. It is found that QCF ≈ 0.25 in the on-state (average in the
range −0.5 < VG < 0 V). This is to the best of our knowledge
the first time that operation in the quantum capacitance regime
has been experimentally quantified. Preliminary estimates
indicate that a minimum QCF ≈ 0.6 is needed in order to
exploit the benefits of the QCL for TFETs in future device
applications. Although theoretically, operation in the QCL
increases Ion and Ion/Ioff there are practical issues that may
impact the effectiveness of this approach. This is the subject of
the following discussion.
First, notice that QCF = 0.25 was obtained at low
temperatures. At room temperature, QCF decreases due to
thermal smearing and also because ΔEsub (spacing between
subbands) becomes smaller. Therefore, achieving QCF = 0.6 at
room temperature seems unlikely in the case of Si. However,
the important point to keep in mind is that the larger QCF, the
Figure 4. (a) Simulated CV for three different gate poly-Si doping
levels (Npoly). The 1D DOS is included for illustration purposes to link
with the relevant features in the CV curves. (b) Comparison between
experimental (blue) and simulated (pink) CV curves.
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better the performance of TFETs will be, even when QCF <
0.6 and regardless of the temperature of operation. Second,
results from TB simulations (not shown) suggest that by
applying tensile strain ΔEsub in the CB may be increased
without changing substantially Eg which would favorably impact
QCF. This may also prove advantageous for the implementa-
tion of a complementary design since it allows both n- and p-
TFETs to exhibit similar ΔEsub and hence a similar QCF.
Lastly, an alternative approach to increasing QCF occurs
possible by using small Eg materials as an active channel. Such
materials have intrinsically larger ΔEsub, thus increasing QCF.
In this case, Ion increases both because QCF is larger and Eg is
smaller.
In summary, the impact of the 1D DOS in Si NW FETs has
been experimentally observed, both through Id−VG and CV
measurements. This is the first experimental demonstration of
near-QCL operation of a Si-based device. In particular our
findings imply that in practice approaching the QCL is in fact
possible with state-of-the-art technology. On one hand, this
may increase Ion and Ion/Ioff ratio which would help to
overcome one of the major limitations in TFETs. On the other
hand, operating in the QCL suppresses DIBT which eliminates
nonlinearity effects in the output characteristics and avoids
ultimately shifts of the threshold voltage. An analytical model to
calculate the total gate capacitance has been proposed which is
able to quantitatively capture the impact of the 1D DOS on Cq
and the effect of the gate poly-Si depletion as evident from
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